

GROUP, LLC

340 Brannan St., 5th Floor San Francisco, CA 94107 Tel: (415) 512-8800 Fax: (415) 512-8982

TRANSLATION FROM JAPANESE

- (19) JAPANESE PATENT OFFICE (JP)
- (11) Unexamined Patent Application (Kokai) No. 60-15896
- (12) Unexamined Patent Gazette (A)
- (51) Int. Cl.4: Classification Symbols: Internal Office Registration Nos.:

G 11 C 17/00 6549-5B

(43) Disclosure Date: January 26, 1985

Number of Inventions: 1

Request for Examination: Not yet submitted

(Total of 4 pages [in original])

(54) Title of the Invention:

HIGH-SPEED WRITING SYSTEM FOR MEMORY DEVICE

- (21) Application No. 58-124461
- (22) Filing Date: July 8, 1983
- (72) Inventor: Misao Higuchi
- (71) Applicant: Nippon Denki K.K.
- (74) Agent: Susumu Uchihara, Patent Attorney



SPECIFICATION

1. Title of the Invention

HIGH-SPEED WRITING SYSTEM FOR MEMORY DEVICE

2. Claims

A high-speed write system for a memory device which is characterized by the fact that in a write system for a memory device that contains a plurality of memory cells, writing is performed for all memory cells with the writing time set at the minimum permissible value or at a value near said minimum value, after which memory cells in which writing has been completed and memory cells in which writing has not yet been completed are detected, and the aforementioned series of operations is performed again only for the memory cells in which writing has not yet been completed.

3. Detailed Description of the Invention

The present invention relates to a high-speed writing system for a memory device, and more specifically relates to a high-speed writing system for a memory device which is suitable for writing in erasable programmable read-only memories (referred to below as "EPROMs"), in which data can be erased by means of irradiation with ultraviolet light, etc.

In recent years, as the capacity of EPROMs has increased, an increase in data writing time has become a problem. In conventional EPROM writing methods, a system in which a pulse with a width of 50 ms is applied for each byte is standard. In the case of such methods, a writing time of approximately 7 minutes is required for the writing of a 64K EPROM (50 ms × 8 kbytes). Furthermore, in the case of a 128K EPROM, a time of more than 14 minutes (50 ms × 16 kbytes) is actually required. Here, since the erase time is approximately 15 to 20 minutes in the case of an EPROM in which data is erased by means of irradiation with ultraviolet light, a time of 30 minutes or more is required if erasing and writing are performed together. Furthermore, if the capacity is increased, the

time required will be increased even further, so that serious problems arise in terms of both time and economy.

It appears that the abovementioned writing pulse width of 50 ms per byte is determined from the standpoint of variation in the process and from the standpoint of reliability. However, it is not the case that all bits require the same time; a certain time in excess of the minimum required time is sufficient. Accordingly, there are also methods in which the writing time is shortened simply by narrowing the writing pulse width.

The present invention does not merely narrow the writing pulse width, but instead provides a high-speed writing method which shortens the writing time for an-EPROM, and which is superior in terms of efficiency and reliability.

The present invention is a high-speed writing system in which the minimum writing pulse width is first set; this system is constructed from a master EPROM or a data memory that stores addresses and data to be written, a written EPROM into which writing is performed on the basis of the aforementioned master EPROM or data memory, a comparator circuit which compares the two memories, and which sets a flag in cases where there are bytes that do not agree between the respective data, a memory which stores only addresses consisting of bytes in which the data agrees, and a memory which stores only addresses consisting of bytes in which the data does not agree. Respective addresses that agree and that do not agree are detected by a comparison performed after one writing; additional writing is performed only in the case of addresses that agree, and rewriting is performed only in the case of addresses that do not agree. Then, only the previous addresses that did not agree are compared by the comparator circuit, and addresses consisting of bytes that agree and addresses consisting of bytes that do not agree are detected, and the respective addresses are written into memory. The abovementioned method is repeated a maximum number of times (here designated as N times), and in cases where the flag of the comparator circuit is not set during this period, additional writing is performed only in the case of the final agreeing addresses, and

writing is completed. In cases where the flag is set even after n times, the written EPROM is judged as having faulty writing.

In the present invention, the minimum writing time required for respective bytes in byte units is sufficient, and additional writing is performed with consideration given to reliability. If an average pulse width of 10 ms is sufficient for a 128K EPROM, then writing can be completed in approximately 3 minutes even if time for comparison is included. Furthermore, since only necessary writing is performed in byte units, high reliability is achieved. Moreover, in cases where the writing is faulty, the last address with disagreeing bytes can be used for fault analysis. Accordingly, it may be said that this system is a superior high-speed writing system.

Below, the present invention will be described in detail in terms of an embodiment. Figure 1 is a block diagram which illustrates one embodiment of the present invention. Figure 2 is one example of a flow chart, which is used to illustrate Figure 1. First, after starting, the final address of a master address memory circuit part (M) storing voltage conditions, master addresses and master data is set in a register as G. This is included in the control circuit of Figure 1, and corresponds to the initial setting in Figure 2. x in Figure 2 is an address counter; this is used to detect the final address. n is a repetition counter; the maximum writing time is determined by this counter. Here, the maximum number of repetitions is designated as N. Following the initial setting in Figure 2, the address counter x is set at "0", and the number of repetitions is set at "1". Next, prior to writing, a check is generally made in order to ascertain whether or not the product has been erased. In cases where the product has been erased, the data is ordinarily "1", and is "FF" in a hexa-type when 1 byte is 8 bits. This is checked for all addresses, and in cases where "DATA = FF" is not found, an instruction to erase is issued. Specifically, if erasing from x = 0 to x = G is confirmed for all addresses, x is again set at "0", and writing is begun. In this writing, one-time writing is first performed for all addresses from x = 0 to x = G on the basis of a writing time set at the minimum time in the initial setting. Next, the address counter x is again set at "0"; here, furthermore, the address counter y of the sub-address memory circuit (A) in Figure 1 that

sets addresses for which writing was completed, and the address counter z of the subaddress memory circuit (B) that sets addresses for which writing was incomplete, are set at "0", and the read-out of data is begun. In this data read-out, data is continuously read out from x = 0 to x = G, and in this process, addresses in which the write data and readout data agree are set in the sub-address memory circuit (A). x and y are incrementally increased, and the next read-out is begun. Meanwhile, addresses in which the write data and read-out data do not agree are set in the sub-address memory circuit (B); x and y are incrementally increased, a flag is set, and the next read-out is begun. In the read-out of data, the data of the master data memory circuit 4 and the data of the written EPROM 9 are compared by the comparator circuit 5. In cases where the results of this comparison agree, a set signal is sent to the sub-address memory circuit (A) 7; in cases where the results do not agree, a set signal is sent to the sub-address memory circuit (B) 8 and the flag circuit. Here, in cases where read-out is completed for all of the addresses, only the sub-address circuit (A) is noted by the address switching circuit; x is set at "0", and the value of y at this point in time is set in G. Then, additional writing is performed only in the case of addresses with writing completed that are set in the sub-address memory circuit (A). Next, a check is made in order to ascertain whether or not the abovementioned flag has been set. If no flag has been set, this means that all of the writing has been completed. Accordingly, the processing is ended. However, in cases where a flag has been set, the number of times that writing has been performed is checked, and if this agrees with the maximum number of times of writing N, this means that the product has faulty writing; accordingly, the processing ends with a "faulty" display. Here, if n does not equal N, then only the sub-address memory circuit (B) is noted by the address switching circuit; x is set at "0", and the value of z at this point in time is set in G. In this way, rewriting is performed only for the addresses with incomplete writing that are set in the sub-address memory circuit (B). Then, a check is made by reading out the data in order to ascertain whether or not writing has been completed, and additional writing or rewriting is repeated.

Thus, in the present system, in the minimum writing time, additional writing is performed only in the case of written addresses, and additional writing [sic; error for

"rewriting"] is performed only in the case of unwritten addresses. Accordingly, writing can be completed in the required minimum time, and a sufficient written state can be achieved by performing additional writing. As a result, the system is superior in terms of reliability; furthermore, since addresses not written in each rewriting are stored in memory, these addresses can also be used for fault analysis and process analysis, etc. Furthermore, it goes without saying that use in one-bit units is also possible in fault analysis. Here, furthermore, a method was described in which only address were separated and stored; however, it would also be possible to use a method in which addresses and data are stored as integral units. Moreover, in Figures 1 and 2, an ultraviolet-erasable EPROM was described; however, the present invention could also be applied to other EPROMs such as EPROMs which can be written and erased electrically, etc.

4. Brief Description of the Drawings

Figure 1 is a block diagram which illustrates one embodiment of the present invention. Figure 2 is a flow chart which is used to illustrate Figure 1.

In the figures, 1 is a control circuit, 2 is a master address memory circuit (M), 3 is an address switching circuit, 4 is a master data memory circuit, 5 is a comparator circuit, 6 is a flag setting circuit, 7 is a sub-address memory circuit (A), 8 is a sub-address memory circuit (B), x, y and z are address counters, G is the final address location, n is the number of repetitions, N is the maximum number of repetitions, M is a master address, and A and B are sub-addresses.

Agent: Susumu Uchihara, Patent Attorney





Figure 1

[Key: 1: Control circuit; 2: Master address memory circuit; 3: Address switching circuit; 4: Master data memory circuit; 5: Comparator circuit; 6: Flag; 7: Sub-address memory circuit (A); 8: Sub-address memory circuit (B).]

Figure 2



[Key: A: Initial setting; B: G: Final address; N: Maximum number of repetitions; C: Erase; D: Data writing; E: Data read-out; F: Flag set; G: Data writing; H: Flag set; I Fault display.]

(9 日本国特許庁 (JP)

① 特許出願公開

⑫ 公開特許公報(A)

昭60-15896

(1) Int. Cl. 4 - G 11 C 17/00

識別記号

庁内整理番号 6549-5B **3公開** 昭和60年(1985)1月26日

発明の数 1 審査請求 未請求

(全 4 頁)

⊗メモリ装置の高速書き込み方式

顧 昭58-124461

②出 願 昭58(1983) 7 月 8 日

70発 明 者 樋口三左男

20特

東京都港区芝五丁目33番1号日本電気株式会社内

切出 願 人 日本電気株式会社

東京都港区芝5丁目33番1号

個代 理 人 弁理士 内原晋

明 細 曹

1. 発明の名称

メモリ装置の高速響き込み方式

2. 特許請求の範囲

複数のメモリセルを含むメモリ装置の審意込み 方式において、脅意込み時間を許容される最小値 もしくは該城小値に近い値に設定して全メモリセ ルについて審意込み後審意込み完了メモリセルと 替き込み未了メモリセルとを検出し、前記審意込 み未了メモリセルのみに対して前記一連の動作を 再び行なうことを特徴とするメモリ装置の高速審 き込み方式。

3. 発明の辞細な説明

本発明はメモリ装催の高速報を込み方式に保り、 特に紫外線照射等の手段によりデータ消去を行な うことのできる消去可能プログラム可能配み出し 専用メモリ(以下 EPROM という)の彼を込みに 好適なメモリ装置の高速費を込み方式に関する。

ところで、1バイト当り50msという書き込みパルス概はプロセス等パラツキを考慮して更には信頼性の面から決定されているものと思われるが、全ビットが同一時間必要というものでは無く、必要域小時間にブラスした程度の時間で十分であ

る。そこで、ただ単に誓き込みパルス幅を狭める だけで谐き込み時間の短縮を計る方法もある。

本発明は単に書き込みパルス幅を映めるのみでなくより効率的に尚かつ信頼性的に優れたEPRO Mの書き込み時間の短縮を計った高速書き込み方式を提供するものである。

1 図は本発明の一実施例を示すプロック図である。 第2図は第1図を説明するための流れ図の一例で ある。まず、スタート後に選圧条件,マスタアド レス。マスタデータの記憶マスタアドレス記憶回 **路部Mの最終番地をGなるレジスタにセットする。** これは第1図の制御回路に含まれるものであり、 第2図の初期設定に当る。第2図のxはアドレス カウンタであり、最終番地の検出の為に用いる。 nは繰り返し回数のカウンタでこれにより最大容。 き込み時間が決定される。ここでは、最大繰り返 し回数をNとする。第2図の初期設定に続いてア ドレスカウンタ×を"O"にセットし、審込み繰り 返し凹数 nを"1"にセットする。次に一般的に書 き込みに入る前にその製品が消去されているか否 か確認する。消去されている場合のデータは普通 "I"であり、1パイトが8ピットの場合へキサタ イプで"FF"になっている。これを全アドレスに ついて確認し、"DATA=FF" になっていない 場合に消去するように指示される。ここで全アド レスについて、すなわち、x = 0 から x = Gに至

一致するバイトのアドレス、不一致であるバイトのアドレスを検出し、それぞれのアドレスをメモリに書き込み上記方法を竣大回致(ここではN回とする)繰り返し、その間比較回路のフラグのセットがない場合に最後の一致アドレスのみの追加替き込みを行ない替き込み完了となり、「回後もフラグがセットされている場合には被当き込み方式である。

本発明によれば、バイト単位で各バイト必要放
小限の書き込み時間でよく、信頼性面の考慮から
追加書き込みを行なっており、128K EPROM
で平均10msのパルス幅で済むものであれば、
比較の為の時間を入れても3分程度で完了し更に
バイト単位に各々必要なだけ違き込みを行なう為、
高信頼性であり、また、もし書き込み不良となっ
た場合には最後の不一致バイトのアドレスが不良
解析にも使えるため、使れた高速響き込み方式と
いえる。

以下本発明を実施例により詳細に説明する。第

るまで消去が確認されたなら、再び×を"0"にセ ットし書き込みに入る。費き込みは初期設定に最 小時間にセットされた書き込み時間に基づいてま ずx=0からx=Gになるまで全アドレスについ て1回の暫き込みを行なう。次に冉びアドレスカ ウンタ×を "0" にセットし、ここでは更に鸖き込 みが出来たアドレスをセットする第1図のサブア ドレス記憶回路AJのアドレスカウンタッと書き込 みが不完全であったアドレスをセットするサブア ドレス記憶回路旧のアドレスカウンタェを"0" に セットし、データの脱み出しに入る。データの説 み出しはx=0からx=Gまで連続して銃み出さ れ、その過程において書き込みデータと読み出し データが一致したアドレスはサブアドレス記憶回 路A)にセットされ、×およびyはインクリメント され次の読み出しに入る。一方、皆を込みデータ と読み出しデータが一致しなかったアドレスはサ ブアドレス記憶回路凹にセットされ、×およびz がインクリメントされ、災にフラグをセットし次 の脱み出しに入る。データの睨み出しにおいては、

第1図において4のマスタデータ記憶回路のデー タと9の被掛き込みEPROM のデータとを5の比 牧回路において比較し、 比較の結果一致した場合 には1のサプアドレス記憶回路凶にセット信号を 送り、一致しなかった場合には8のサブアドレス 記憶回路(B)とフラグ回路にセット信号を送る。こ とで全アドレスについて飢み出しが完了した場合 には、アドレス切換回路によりサブアドレス記憶 回路内のみに注目し、xは"0"にセットし、Gは この時点でのyの値をセットする。そして、サブ アドレス記憶回路仏にセットされている姿き込み 完了アドレスのみ追加掛き込みを行なう。次にフ ラグがセットされているか否か確認し、セットさ れていなければ皆き込みが全て完了したことを意 **味し、終了する。しかし、フラグがセットされて** いる場合には甘き込み回数の確認をし、これが敬 大樹き込み回数Nに一致したなら樹き込み不良の 製品であることを意味し、不良表示で終了する。 ここで n 中 N であったなら、アドレス切換回路に

にセットし、Gにその時点での2の値をセットする。こうして再びサフアドレス記憶回路(間にセットされている夢を込み不完全なアドレスのみ再替を込みを行ない脱み出しにより書き込み完了か否か確認し、追加費を込み、また、再要を込みを繰り返す。

以上のごとく、本方式では最小書き込み時間で 書き込めたアドレスのみ追加書き込みを行なう為、 必要最小限のですき込みを完了し、更に追加 書き込みを行なうことにより、十分な書き込み状態にする為信頼性的にも優れ、また1回ごとのののではないでするといれる。 書き込みにおいても優れ、また1回ごとののではしている為、不良解析、プロセス解析においている為は、不良解析においているという。また、単位にも使えることはいうまでもない。 更に、ここでは、第1図のごとく、アドレスの分離して記憶する方法で説明したが、また、のみ分離して記憶する方法で説明したが、また、第1図、第2図は紫外爾硝去型EPROMに

ついて説明したが、単気的に智き込み・消去可能な EPROM 等他の EPROM についても適用できる。

よりサブアドレス記憶回路(B)に注目し、xは "0"

4. 図面の館単な観明

なお図において、1 …… 制御回路、2 …… マスタアドレス記憶回路例、3 …… アドレス切換回路、4 …… マスタデータ記憶回路、5 …… 比較回路、6 …… フラグ股定回路、7 …… サブアドレス記憶回路(A)、8 ……サブアドレス記憶回路(B)、x、y、z …… アドレスカウンタ、G …… 最終アドレス番地、 n …… 繰り返し回数、N …… 最大繰り返し回数、M …… マスタアドレス、A, B …… サブアドレス、である。

代型人 并理士 内 原



